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Abstract—Concerning cost, volume, and efficiency, Adjustable
Speed Drive (ASD) systems are commonly employed with diode
rectifiers or Silicon Controlled Rectifiers (SCR) as the front-ends
(i.e., ac-dc converters). Apart from low cost, small volume, and
high reliability, harmonic currents are significantly produced at
the grid side by the rectification apparatus (i.e., diode rectifiers
or SCR). As a simple strategy, the phase-shifted current control
can be applied to the SCR-fed drive systems, where the input
currents for the SCR are phase-shifted in such a way to cancel
out the harmonics of interest (e.g., the 5th order harmonic).
However, this solution is effective only when same amounts of
currents are drawn by the rectifiers. Unfortunately, in practice,
the loading is different among the parallel drive systems, leading
to degradation in the harmonic mitigation. In this paper, unequal
loading conditions in multi-drive systems are thus addressed. A
load-adaptive scheme by means of varying the dc-link voltage is
proposed, where a unified dc-link current modulation scheme
is also employed in the dc-link. The proposed load-adaptive
scheme can ensure that the rectified currents (i.e., rectifier output
currents) are equal, and thus the harmonic reduction enabled
by the phase-shifted current control is enhanced. The principle
of the proposed method is demonstrated on a two-drive system
consisting of a diode rectifier and a SCR. Experimental tests have
validated the effectiveness of the proposed scheme in terms of
harmonic mitigation for multiple parallel ASD systems.
I. INTRODUCTION
Currently, around 65% of the industrial electrical energy is
consumed by motors, which thus is calling for energy-efficient
motor drives [1], [2]. Substantial energy savings are enabled
by means of variable speed drive systems [3], [4], where
Diode Rectifiers (DR) or Silicon-Controlled Rectifiers (SCR)
employed as the front-ends (i.e., ac-dc converters) are still
popular [5]–[7]. This is mainly due to low cost, simple control,
small volume, and high reliability during operation in contrast
to their counterparts, e.g., active front-end based drive systems
[8]–[11] and multi-pulse transformer based drive units [11]–
[16]. However, beyond the above benefits, either the DR- or the
SCR-fed drive systems bring significant distorted currents to
the grid that is connected to [6], [17]. If the harmonic issue is
not properly addressed, the overall efficiency will be affected,
violating the harmonic regulations or guidelines [18], [19] and
potentially inducing resonance in the entire system.
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Fig. 1. Hardware schematic of a two-drive system consisting of a diode
rectifier and a silicon-controlled rectifier, where dc-dc boost converters are
adopted in the dc-links.
Typically, in the variable-frequency drive applications, the
ac grid voltage is firstly rectified into a dc voltage, as it is
exemplified in Fig. 1. It is observed that a dc-dc converter is
adopted and placed into the dc-link in order to increase the
control flexibility of the “uncontrolled” (DR) and the “half-
controlled” (SCR) rectifiers, being a Power Factor Correction
(PFC) circuit. This ac-dc configuration (i.e., ac-dc rectifier and
dc-dc converter) offers one possibility to do proper modula-
tions for the rectified currents (i.e., iscr and idr in Fig. 1) in
such a manner that the currents (e.g., ia,scr and ia,dr in Fig. 1)
drawn from the grid by the rectifiers can be “modulated”
(controlled), as it has been discussed in [2], [20] and [21]. At
the same time, owing to the PFC system, it is also possible to
control the dc-link voltage (i.e., vdc1,2 in Fig. 1) to be constant
(e.g., 700 V), which is independent of the actual grid voltage
[5]. Nevertheless, with the PFC configuration demonstrated
in Fig. 1, the total grid currents (e.g., ia,g in Fig. 1) can be
modulated as multi-level, where certain targeted harmonics
(e.g., the 5th order harmonic) can be mitigated in theory. This
will contribute to improved quality of the grid currents in
terms of a lower Total Harmonic Distortion (THD), which
is demanded in relevant standards [18].
In addition, in the case of multi-drive systems consisting
of parallel SCR-fed drives, by shifting the SCR currents,
the total grid current quality can be further enhanced [17],
being a phase-shifted current control [21]. Taking the two-
drive system shown in Fig. 1 as an example, in particular,
when the rectified currents (e.g., iscr and idr in Fig. 1) are
controlled as dc currents at the same level through dc-dc
converters (e.g., a boost converter), the total grid current
becomes multi-level. As a consequence, an even better THD
of the grid currents is achieved. However, the effectiveness of
this harmonic mitigation strategy is affected by the loading
conditions of the parallel drive systems. That is to say, if the
currents drawn by multiple parallel drive units are not equal,
the harmonic cancellation enabled by the phase-shifted current
control cannot be accomplished completely [21]. Moreover,
in practice, all the drive units are rarely operating at the same
loading condition. As a result, the harmonic mitigation enabled
by the phase-shifted current control even with the dc-link
modulation scheme will be degraded.
In order to address the above issues, this paper proposes a
load-adaptive phase-shifted control scheme, which can ensure
that each drive unit draws the same amount of currents
from the grid. The principle of the load-adaptive scheme is
demonstrated on a two-drive system referring to Fig. 1. Firstly,
a unified dc-link modulation scheme aiming at selective har-
monic cancellations is introduced in § II, followed by the load-
adaptive scheme. Experimental tests have been conducted,
and the results are presented in § IV, which validate the
effectiveness of the load adaptive phase-shifted current control
in terms of harmonic cancellations in multi-drive systems.
Finally, § V draws the conclusions.
II. UNIFIED DC-LINK MODULATION SCHEME
As mentioned, for the drive system with a dc-dc converter
in the dc-link, it is possible to apply advanced modulation
schemes, which makes the system behave as a PFC system
[5]. In that case, the dc-link voltage can also be adjusted to a
constant level (e.g., 700 V). In order to implement the dc-link
current modulation scheme, a desired current pattern should
be designed and pre-programmed, as it is illustrated in Fig. 2,
where it shows how the unified dc-link current modulation
scheme is synthesized. Specifically, referring to Fig. 1, when
assuming that the grid voltages (e.g., the line-line voltages vab,
vbc, and vca) are balance, the rectified output voltage (i.e., vscr
and vdr in Fig. 1) will contain six identical segments with a
conduction angle of 60◦ for each [22], [23]. As a consequence,
it is feasible to synthesize the reference for the rectified output
current (i.e., iscr and idr in Fig. 1) by summing up the absolute
three-phase desired current signals, as it is highlighted in
Fig. 2. This is the principle of the unified current modulation
scheme for the dc-link with a dc-dc converter. As long as a
specific desired current signal is designed and implemented
according to Fig. 2, the phase currents drawn by the rectifiers
(e.g., ia,scr and ia,dr in Fig. 1) will follow the shape of the
designed current signal. It explains the possibility to cancel out
certain harmonics by designing a proper desired current signal.
The following gives two modulation signals, which makes the
grid currents “three-level” and “five-level”, respectively.
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Fig. 2. Control block diagrams of the dc-dc boost converter as the dc-link in
a SCR-fed or a DR-fed drive system (Fig. 1) with the unified dc-link current
modulation scheme (PLL - Phase Locked Loop), where vab is the grid line-
line voltage and αf is the SCR firing angle (in the case of a DR-fed drive
system, αf = 0).
120O
a bc
grid currents fundamentals
Fig. 3. Typical mains current waveforms of a SCR-fed or a DR-fed drive
system when the rectified currents are controlled as purely dc, in which
α0 = pi/6 + αf (in the case of a DR-fed drive system, αf = 0).
A. Square Modulation Signal
For the rectifiers shown in Fig. 1, if the rectified currents
(e.g., iscr and idr) are controlled as purely dc currents (denoted
as Iscr and Idr, respectively), the mains current will be of a
square waveform [21], [22], as it is shown in Fig. 3. Hence,
a simple modulation signal can be generated by taking the
rectangular waveform of phase-a shown in Fig. 3 as the desired
current signal that should be implemented according to Fig. 2.
By doing so, the grid currents will be rectangular waveforms
(see Fig. 3), but it brings significant distortions to the grid,
which is further illustrated by means of a Fourier analysis.
According to Fig. 3, applying the Fourier analysis to a
specific phase current of the SCR unit (e.g., ia,scr) yields
ia,scr(t) =
∞∑
h
iha,scr (t) =
∞∑
h
[
ah cos (hωt) + bh sin (hωt)
]
(1)
in which iha,scr(t) is the h
th order harmonic of the grid cur-
rent ia,scr(t) drawn by the SCR, and a
h, bh are the Fourier
coefficients that can be calculated by

ah =
2
pi
∫ pi
0
ia,scr(t) cos (hωt) d (ωt)
bh =
2
pi
∫ pi
0
ia,scr(t) sin (hωt) d (ωt)
(2)
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Fig. 4. Harmonic distributions of the rectangular grid currents shown in Fig. 3
when the dc-link modulation scheme is implemented according to Fig. 2.
with h = 1, 3, 5, . . . being the harmonic order and ω being the
angular grid frequency. Subsequently, the Root-Mean-Square
(RMS) value of the hth order harmonic in the grid current can
be obtained as
Iha, scr =
√
2
2
[
(ah)2 + (bh)2
]1/2
(3)
where Iha, scr is the RMS magnitude of the h
th harmonic current.
Accordingly, the harmonic distributions of the resultant
rectangular grid currents discussed above can be obtained as
demonstrated in Fig. 4. It can be observed in Fig. 4 that
the square modulation signal implemented according to the
unified dc-link current modulation scheme (see Fig. 2) will
contribute to a poor current quality with the THD of 31%,
although the grid currents become three-level. In particular,
the low-order harmonics (e.g., the 5th, the 7th, the 11th, and
the 13th) are significant, which however are not desired in the
ASD applications. Hence, advanced schemes to mitigate these
harmonics should be developed in order to achieve a satisfied
power quality.
B. Five-Level Modulation Signal
In order to cancel out certain harmonics of the square
waveforms in Fig. 3, a five-level modulation signal has been
designed for the unified dc-link modulation scheme. Fig. 5
shows the generation process of the desired five-level modu-
lation signal for phase-a in a SCR system, i.e., ia,m. It can be
identified in Fig. 5 that the five-level desired current signal is
composed of three rectangular waveforms (i.e., ia,m = irw1 +
irw2− irw3). Furthermore, it is shown that these square signals
(i.e., #1 – irw1, #2 – irw2, and #3 – irw3) have a conduction angle
of β1 (120
◦), β2, and β3, a phase-shift of α1, α2, and α3, and
an amplitude of I1dc, I
2
dc, and I
3
dc, correspondingly. Additionally,
for the DR-fed dc-dc converter, a five-level modulation signal
can also be generated by setting αf = 0. That is to say, all the
waveforms shown in Fig. 5 will be shifted back by a degree
of αf (i.e., α1 = 30
◦). It should be noted further that, in order
to avoid triplen harmonics, the square signals (irw2 and irw3)
should be centered in respect to the square signal #1 – irw1,
as annotated in Fig. 5. Moreover, the levels (i.e., I1dc + I
2
dc) of
the desired signal should be symmetrical, and thus
β1 = β2 + β3 = 120
◦ (4)
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Fig. 5. Generation of a five-level modulation signal (phase-a) for the unified
dc-link modulation scheme with the purpose of canceling out certain low-
order harmonics using three rectangular signals (i.e., irw1, irw2, and irw3).
which should be considered during the design phase as well
as optimization of the five-level modulation signal.
According to Fig. 5, the hth order harmonic component
of each rectangular waveform used to generate the five-level
modulation signal can be identified as
ihrwk (t) = a
h
k cos (hωt) + b
h
k sin (hωt) (5)
with k = 1, 2, 3 being the signal index, ahk and b
h
k being
the corresponding Fourier coefficients. Substituting the k-th
square signal (i.e., irwk(t)) into (2) to replace ia,scr(t) gives
the Fourier coefficients as

ahk =
2Ikdc
hpi
[− sin (hαk) + sin (hαk + hβk)]
bhk =
2Ikdc
hpi
[cos (hαk)− cos (hαk + hβk)]
(6)
where h is the harmonic order as defined previously.
As aforementioned, when the five-level modulation signal is
implemented according to Fig. 2, the currents drawn from the
grid (i.e., ia,scr) will follow the desired five-level current signal.
According to the superposition principle, Fig. 5, and (5), the
harmonic component of the resultant grid phase-a current (i.e.,
ia,scr(t)) will follow
iha,m(t) = (a
h
0
+ah
1
−ah
2
) cos(hωt)+(bh
0
+bh
1
−bh
2
) sin(hωt) (7)
and its RMS magnitude can then be obtained as
Iha,m =
√
2
2
[(
ah
0
+ ah
1
− ah
2
)2
+
(
bh
0
+ bh
1
− bh
2
)2]1/2
(8)
As a consequence, in order to eliminate certain harmonics with
the desired five-level modulation scheme, the corresponding
harmonic amplitude should be zero. Specifically, if Iha,m = 0
with h 6=1 is solved, the hth order harmonic will be completely
canceled in theory.
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Fig. 6. Examples of five-level modulation signals that can be implemented
into the unified dc-link current modulation scheme for selectively mitigating:
(a) the 7th and the 11th harmonics with I1
dc
= 0.765 p.u., I2
dc
= I3
dc
= 0.408 p.u.,
β2 = 80◦ and (b) the 7th and the 13th harmonics with I1dc = 0.656 p.u., I
2
dc =
I3
dc
= 0.406 p.u., β2 = 96◦, where αf = 0.
Fig. 6 demonstrates two examples of the five-level mod-
ulation signal designed according to Fig. 5, where a Global
Search Algorithm [24] has been adopted to solve the equations
(i.e., (4) through (8)), noted that other software (e.g., the EES
- Engineering Equation Solver from F-Chart Software, LLC)
is also applicable. It can be observed in Fig. 6 that, with a five-
level modulation signal, selective harmonic cancellations are
enabled, when it is implemented according to the unified dc-
link modulation scheme shown in Fig. 2. However, due to the
inherent relationships among the harmonics, it is impossible
to cancel out the 5th and the 7th harmonics at the same time.
Moreover, also because of this cross-impact, when certain
harmonics are completely mitigated (e.g., the 7th and the
11th), some of the rest harmonics within the spectrum will
be exaggerated in contrast to those shown in Fig. 4, leading
to a high THD of the resultant currents. In order to improve
the current quality, a phase-shifted current control scheme is
introduced in the following, where the unequal loading impact
is also taken into account.
III. LOAD-ADAPTIVE PHASE-SHIFTED CURRENT
CONTROL SCHEME
A. Principle of Phase-Shifted Control
The above has demonstrated the unified dc-link current
modulation scheme for three-phase rectifiers, which enables
the flexibility to control the currents drawn from the grid.
However, in order to ensure the performance (i.e., the rectified
currents follow the desired modulation signals as exemplified
in Fig. 5), the current controllers as shown in Fig. 2 should
be taken care of. In particular, the current dynamics have to
be fast enough in such a way that the grid currents will be as
close to the designed modulation signal as possible. In light
of this, hysteresis controllers have been employed, and thus
guaranteeing the control effectiveness of the grid currents.
Additionally, as exemplified in Figs. 4 and 6, the unified dc-
link current modulation scheme can only achieve a selective
harmonic mitigation in a cost- and size-effective way, rather
than an improved current quality. In practice, multiple ASD
systems may operate in parallel, and be connected to the point
of common coupling (e.g., Fig. 1). This initiates the phase-
shifted current control to further improve the current quality,
where SCR-fed drives should be utilized. To illustrate, the two-
drive system is taken as an example. According to Fig. 3 and
(1), the corresponding hth harmonic components of the SCR
and the DR can be represented as phasors,
I
h
a,scr =
√
2Iha,scre
jφha,scr and Iha,dr =
√
2Iha,dre
jφhdr (9)
with Iha,scr and I
h
a,dr being the RMS magnitudes, φ
h
a,scr and φ
h
a,dr
being the phases of the hth order harmonic of the SCR and
the DR, respectively. The magnitudes and the phases of an
individual harmonic can be calculated using the corresponding
Fourier coefficients [22].
According to the superposition principle and (9), the phasor
of the hth order harmonic component appearing in the grid
(i.e., ia,g in Fig. 1) can be obtained as
I
h
a,g = I
h
a,scr + I
h
a,dr =
√
2Iha,scre
jφha,scr +
√
2Iha,dre
jφha,dr (10)
which indicates that the hth order grid current harmonic can
be fully mitigated, only when
Iha,scr = I
h
a,dr and φ
h
a,scr = φ
h
a,dr − pi (11)
where the latter criterion can be fulfilled by properly intro-
ducing a phase shift to the SCR of Fig. 1 (i.e., αf = 180
◦/h).
However, in practice, the magnitudes of the currents drawn
by the rectifiers (or the rectified current amplitudes) cannot be
always the same (i.e., Iha,scr 6= Iha,dr), as discussed previously
and elaborated in Fig. 7. It is demonstrated in Fig. 7 that
incomplete cancellation of the 5th order harmonic by intro-
ducing a phase shift of 180◦/5 (i.e., αf = 36
◦) occurs, when
the magnitudes of the currents are not equal. As a consequence
of the unbalanced loading condition, the performance of the
phase-shifted current control is degraded, and the 5th order
harmonic appears again in the grid current. Thus, load-adaptive
schemes should be developed to ensure that conditions in (11)
are always satisfied during operation.
Nevertheless, the phase-shifted current control combined
with the five-level modulation schemes (see Fig. 6) can
significantly enhance the grid current quality. Fig. 8 gives an
example of the resultant grid current, assuming that the two
drives are drawing the same amount of currents from the grid.
As exemplified, the grid current become even multi-level, and
a low THD of 12% is reached. Furthermore, since the firing
angle for the SCR has been set as αf = 36
◦, the 5th order and
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Fig. 7. Illustration of the unbalanced loading impact on the performance
of phase-shifted current control in harmonic cancellations, where only the
fundamental (denoted by the subscript - 1) currents and the 5th order (denoted
by the subscript - 5) harmonic currents are shown.
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Fig. 8. Grid current harmonic characteristics of the two-drive system with
the phase-shifted current control (αf = 36
◦), where the five-level modulation
signal (Fig. 6(a)) has been applied to both rectifiers according to the unified
dc-link modulation scheme: (a) grid current waveform and (b) harmonic
distributions of the grid current.
the harmonics of fivefold the grid fundamental frequency are
all eliminated by the phase-shifted control, in contrast to these
harmonic contents shown in Fig. 6(a).
B. Load-Adaptive Control Scheme
As it is shown in Fig. 7, unequal loading will result in an
incomplete cancellation of the harmonics of interest (e.g., the
5th order harmonic). Hence, a load-adaptive control scheme
is proposed in the following. It is clear to all that the firing
angle αf controls the SCR input current phase (e.g., the phase-
a current drawn from the grid as ia,scr in Fig. 1), and also the
average rectified voltage that is given as
v¯scr = v¯dr cosαf =
3
pi
VLL cosαf (12)
where v¯scr, v¯dr are the average rectified voltages of the SCR
and the DR, respectively, and VLL is the amplitude of the
line-to-line voltages (e.g., vab) of a balanced grid. On the
condition that communication is available in the multi-drive
system shown in Fig. 1, the loading information can then be
obtained, where a power ratio γ and a load current ratio λ are
defined as
γ =
Pscr
Pdr
and λ =
i¯o,scr
i¯o,dr
(13)
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Fig. 9. THD distribution of the grid currents (e.g., phase-a ia,g) in the two-
drive system with the phase-shifted control (different firing angles for the
SCR), where the square modulation signal (see § II.A) has been employed
for both rectifiers.
with Pscr = v¯dc1 · i¯o,scr and Pdr = v¯dc2 · i¯o,dr being the boost
output powers (i.e., the input powers for the inverters), where
i¯o,scr and i¯o,dr are the average load currents, and v¯dc1 and v¯dc2
are the average dc-link voltages, respectively.
Ignoring the power losses on the boost converters gives
Pscr ≈ v¯scr · Iscr and Pdr ≈ v¯dr · Idr. Thus, the following can be
obtained:
γ =
Pscr
Pdr
=
v¯dc1 · i¯o,scr
v¯dc2 · i¯o,dr ≈
v¯scr · Iscr
v¯dr · Idr (14)
where Iscr and Idr are averages of the rectified currents (con-
trolled as dc) of the SCR and the DR, respectively. Substituting
(12) into (14) yields
γ =
Pscr
Pdr
≈ Iscr
Idr
cosαf (15)
Then, with the knowledge of the loading information, it is
possible to obtain the resultant grid current quality of the two-
drive system (see Fig. 1), as shown in Fig. 9, where the square
modulation signal discussed in § II.A has been adopted for the
two rectifiers. It is further demonstrated that, under unbalanced
loading between the two rectifier-fed drives, the grid current
quality is affected. This impact is related to the power ratio
(unbalance condition) as well as the phase shift angle. More
important, it can be observed in Fig. 9 that a minimum THD
of 16% (red star) is achieved at around γ = 0.848 and αf =
32◦, corresponding to Iscr = Idr.
Consequently, in order to ensure the performance of the
phase-shifted current control, the load-adaptive control scheme
should always maintain Iscr = Idr, which accordingly results in
γ = cosαf. To accomplish this, the dc-link reference voltages
for the two rectifier systems should be set in accordance to
v∗dc1
v∗dc2
=
cosαf
λ
(16)
where v∗dc1 and v
∗
dc2 are the dc-link reference voltages for the
SCR and the DR rectifier system, respectively. It should be
noted that in order to ensure proper operation of the boost
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Fig. 10. THD distribution of the grid currents (e.g., phase-a ia,g) in the
two-drive system with the load-adaptive phase-shifted control and the square
modulation signal, when the SCR is operating at partial loading condition.
converters, v∗dc1 ≥ vscr and v∗dc2 ≥ vdr. If (16) is included in
the control scheme shown in Fig. 2, the amounts of currents
drawn by both rectifier systems will be equal, leading to an
effective harmonic cancellation enabled by the phase-shifted
current control. In that case, the SCR should operate in partial
loading, i.e., Pscr = Pdr cosαf, as shown in Fig. 10. It is
highlighted in Fig. 10 that the SCR should be operated with
75% to 100% loading of the DR system and the firing angle
of 28◦ to 34◦ (i.e., the white line zone), where the THD of
the grid current will be 16% to 18%. Additionally, when the
voltage references are set according to (16), the unified dc-link
modulation scheme associated with the phase-shifted current
control becomes load-adaptive no matter what modulation
signals are used, and thus benefiting for harmonic reduction
in multi-drive applications.
IV. EXPERIMENTAL RESULTS
In order to verify the discussion, experiments have been
carried out on a two-drive system, referring to Figs. 1 and
2. The system parameters are given in Table I. The control
algorithms are implemented in digital signal processors. A
hysteresis controller is adopted to control the rectified currents
(i.e., iscr and idr). The output dc-link voltages (i.e., vdc1
and vdc2) are controlled through a Proportional Integral (PI)
controller for each drive, and the PI transfer function in the
z-domain is given as
GPI(z) = kp +
kiTs
2
· 1 + z
−1
1− z−1 (17)
with kp and ki are the gains of the PI controller, and Ts is the
sampling period. All the control parameters are listed in Ta-
ble I. It should be noted that in the experimental tests resistive
loads have been used. A second order generalized integrator
based PLL system has been employed to synchronize, and its
design can be found in [25].
Two cases are studied to validate the unequal loading
impact on the harmonic cancellation. In the first case, the load
resistors are the same for both rectifiers, and the experimental
TABLE I
PARAMETERS OF THE MULTI-DRIVE SYSTEM (FIG. 1).
Parameter Symbol Value
DC-link inductor Lr , Ld 2 mH
DC-link capacitor Cdc 470 µF
SCR output voltage reference v∗dc1 650 V
Grid frequency fg 50 Hz
Grid phase voltage (RMS) vabc, N 220 V
Grid impedance Zg (Lg , Rg) 0.18 mH, 0.1 Ω
PI controller kp, ki 0.01, 0.1
Hysteresis band - 2 A
results are shown in Fig. 11, where the square modulation
signal has been implemented according to the unified dc-link
modulation scheme (see Fig. 2) and αf = 32
◦, v∗dc2 = v
∗
dc1
= 650 V. It can be seen in Fig. 11(a) that, with the phase-
shifted current control, the THD of the grid current in the
two-drive system has been brought to 16.3%, which is close
to the theoretical value (16% in Fig. 9). The difference is
induced by the unequal currents that are drawn by the rectifiers
(i.e., Iscr 6= Idr), although the output powers are almost the
same. Subsequently, the load-adaptive scheme is applied to
the drive system, where the dc-link output voltage for the
DR has been changed to v∗dc2 = 705 V. As it is shown in
Fig. 11(b), the grid current THD is lowered to 16% as the
theoretical one. Furthermore, it is observed that, by changing
the dc-link voltage reference, the load-adaptive phase-shifted
current scheme can ensure the input currents of both rectifiers
are at the same level, and the SCR is operating at partial
loading condition in respect to the power of the DR (i.e.,
Pscr ≈ Pdr cosαf).
In the second study case, the loading of the SCR is around
80% of the DR (i.e., λ ≈ 0.8 and i¯o,scr ≈ 0.8i¯o,dr), if the
dc-link voltage references are the same (i.e., v∗dc1 = v
∗
dc2).
This will lead to unequal input currents for the rectifiers,
and thus it will deteriorate the phase-shifted current control
in terms of higher THD of the grid currents. Hence, in order
to enhance the harmonic cancellation performance, the dc-link
voltage reference for the DR-fed boost converter is reduced
to v∗dc2 = 630 V according to (16) with αf = 32
◦. As it
is shown in Fig. 12, the load-adaptive phase-shifted current
control can maintain an almost-equal-current drawing from
the grid for the rectifiers, and thus the grid current quality
is enhanced. The slight current difference (i.e., Iscr ≈ Idr in
Fig. 12) is induced by the resistance variations in the resistive
loads (e.g., temperature rises during operation). Nevertheless,
the above cases have demonstrated the effectiveness of the
load-adaptive phase-shifted current control scheme in multi-
drive applications, where thus the unbalanced loading issues
are addressed.
In addition to the above cases with the square modulation
signal, more tests have been carried out on the same setup,
where the five-level modulation signal shown in Fig. 6(a) has
(a) (b)
5 A/div
0
20 V/div
630 V
20 V/div
620 V
5 A/div
0
20 V/div
630 V
20 V/div
620 V
THD    = 16.3% THD    = 16%
2.89 kW
2.94 kW
2.90 kW
3.46 kW
Fig. 11. Experimental results of the two-drive system with the unified dc-link current modulation scheme (square modulation signal), where the phase-shift
for the SCR is αf = 32
◦ (top: grid voltage vaN [100 V/div], grid current ia,g [10 A/div], SCR input current ia,scr [10 A/div], DR input current ia,dr [10 A/div],
time [10 ms/div]; bottom: SCR rectified current iscr , DR rectified current idr, SCR dc-link voltage vdc1 , DR dc-link voltage vdc2, time [5 ms/div]): (a) without
the load-adaptive scheme (power factor: 0.94) and (b) with the load-adaptive control scheme (power factor: 0.94).
THD    = 16.1%
5 A/div
0
20 V/div
610 V
20 V/div
570 V
2.90 kW
3.48 kW
Fig. 12. Experimental results of the two-drive system with the unified dc-link
current modulation scheme (square modulation signal) and the load-adaptive
control scheme, where αf = 32
◦ and the power factor is 0.94. (top: grid
voltage vaN [100 V/div], grid current ia,g [10 A/div], SCR input current ia,scr
[10 A/div], DR input current ia,dr [10 A/div], time [10 ms/div]; bottom: SCR
rectified current iscr, DR rectified current idr, SCR dc-link voltage vdc1 , DR
dc-link voltage vdc2, time [5 ms/div]).
been implemented into both rectifier systems. In this case
study, the resistors are the same, and a phase-shift of 36◦ has
been introduced to the SCR in order to mitigate the harmonics
of fivefold the fundamental grid frequency. According to
the discussions in § III and the previous experimental tests,
the dc-link voltage references should be set considering the
constraints of (16), in such a way that the averages of the
rectified currents will be equal, leading to improved grid
current quality. Thus, v∗dc1 = 650 V, while v
∗
dc2 = 720 V. The
experimental results are presented in Fig. 13.
It can be seen from Fig. 13 that, with the unified dc-
link current modulation scheme, the currents drawn by the
rectifiers can be flexibly shaped or controlled (e.g., as the five-
level waveforms shown in Fig. 6(a)). As a consequence of
the load-adaptive phase-shifted current control, the resultant
grid current becomes even multi-level, similar to the shape
of Fig. 8(a). Hence, the grid current THD can be lowered
to 11.6%, as shown in Fig. 13. Additionally, in contrast to
the theoretical harmonic distribution shown in Fig. 8(b), the
low-order harmonics (i.e., the 5th, the 7th, and the 11th) are
not completely eliminated, but are also relatively low with the
unified dc-link modulation scheme. In all, the experimental
tests have demonstrated that the load-adaptive phase-shifted
control employed with the unified dc-link current modulation
scheme can contribute to significant improvements of the grid
current quality in motor drive applications. This lies in: 1) the
flexibility to design the desired modulation signals for selective
harmonic mitigation and 2) the enhancement of harmonic
cancellation enabled by the load-adaptive phase-shifted current
control scheme.
V. CONCLUSION
In this paper, the unequal loading condition induced har-
monic mitigation degradation of a phase-shifted current con-
trol scheme has been addressed in the DR and the SCR
based three-phase motor drive applications, where dc-dc boost
5 A/div 0
20 V/div
630 V
20 V/div 670 V
2.84 kW
3.55 kW
THD    = 11.6%
5th-1.8%
7th-0.6%
11th-2% 
13th-7.4% 
FFT analysis of the grid current - 
Fig. 13. Experimental results of the two-drive system with the unified dc-link
current modulation scheme (five-level modulation signal shown in Fig. 6(a))
and the load-adaptive control scheme, where αf = 36
◦ and the power factor
is 0.93. (top: grid voltage vaN [100 V/div], grid current ia,g [10 A/div], SCR
input current ia,scr [10 A/div], DR input current ia,dr [10 A/div], time [10
ms/div]; middle: Fast Fourier Transform - FFT of the grid phase-a current
[500 mA/div], frequency [200 Hz/div]; bottom: SCR rectified current iscr ,
DR rectified current idr, SCR dc-link voltage vdc1, DR dc-link voltage vdc2 ,
time [5 ms/div]).
converters are employed in the dc-link. A unified dc-link
current modulation scheme is also applied to the rectifiers in
such a way to shape the currents drawn from the grid, and
thus to further mitigate the harmonics of interest. Together
with the phase-shifted current control, the grid current quality
can be improved a lot. However, the performance of this
harmonic mitigation strategy (i.e., the phase-shifted current
control) is affected by the loading among the paralleled drive
units. Accordingly, a load-adaptive scheme is proposed in this
paper by changing the dc-link output voltage dynamically,
which in return can always ensure that the currents drawn
by the rectifiers are equal, and thus a good quality of the
total grid current is maintained. Experiments have verified the
effectiveness of the proposal in terms of harmonic mitigation
in a size- and cost-effective way for motor drive systems.
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